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Abstract—We design an algorithmic framework using matrix
exponentials for time-domain simulation of power delivery net-
work (PDN). Our framework can reuse factorized matrices to
simulate the large-scale linear PDN system with variable step-
sizes. In contrast, current conventional PDN simulation solvers
have to use fixed step-size approach in order to reuse factorized
matrices generated by the expensive matrix decomposition. Based
on the proposed exponential integration framework, we design a
PDN solver R-MATEX with the flexible time-stepping capability.
The key operation of matrix exponential and vector product
(MEVP) is computed by the rational Krylov subspace method.
To further improve the runtime, we also propose a distributed
computing framework DR-MATEX. DR-MATEX reduces Krylov
subspace generations caused by frequent breakpoints from a
large number of current sources during simulation. By virtue
of the superposition property of linear system and scaling
invariance property of Krylov subspace, DR-MATEX can divide
the whole simulation task into subtasks based on the alignments
of breakpoints among those sources. The subtasks are processed
in parallel at different computing nodes without any commu-
nication during the computation of transient simulation. The
final result is obtained by summing up the partial results among
all the computing nodes after they finish the assigned subtasks.
Therefore, our computation model belongs to the category known
as Embarrassingly Parallel model.
Experimental results show R-MATEX and DR-MATEX can
achieve up to around 14.4× and 98.0× runtime speedups over
traditional trapezoidal integration based solver with fixed time-
step approach.
Index Terms—Circuit simulation, power delivery/distribution
networks, power grid, time-domain simulation, transient sim-
ulation, matrix exponential, Krylov subspace method, parallel
processing.
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I. INTRODUCTION
MODERN VLSI design verification relies heavily onthe analysis of power delivery network (PDN) to
estimate power supply noises [1]–[8]. The performance of
power delivery network highly impacts on the quality of
global, detailed and mixed-size placement [9]–[11], clock tree
synthesis [12], global and detailed routing [13], as well as tim-
ing [14] and power optimization. Lowering supply voltages,
increasing current densities as well as tight design margins
demand more accurate large-scale PDN simulation. Advanced
technologies [15], [16], three dimensional (3D) IC structures
[17]–[19], and increasing complexities of system designs all
make VLSI PDNs extremely huge and the simulation tasks
time-consuming and computationally challenging. Due to the
enormous size of modern designs and long simulation runtime
of many cycles, instead of general nonlinear circuit simulation
[20], [21], PDN is often modeled as a large-scale linear circuit
with voltage supplies and time-varying current sources [22]–
[24]. Those linear matrices are obtained by parasitic extraction
process [4], [25]–[28]. After those processes, we need time-
domain large-scale linear circuit simulation to obtain the
transient behavior of PDN with above inputs.
Traditional methods in linear circuit simulation solve differ-
ential algebra equations (DAE) numerically in explicit ways,
e.g., forward Euler (FE), or implicit ways, e.g., backward
Euler (BE) and trapezoidal (TR), which are all based on low
order polynomial approximations for DAEs [29]. Due to the
stiffness of systems, which comes from a wide range of time
constants of a circuit, the explicit methods require extremely
small time step sizes to ensure the stability. In contrast, implicit
methods can handle this problem with relatively large time
steps because of their larger stability regions. However, at each
time step, these methods have to solve a linear system, which
is sparse and often ill-conditioned. Due to the requirement of
a robust solution, compared to iterative methods [30], direct
methods [31] are often favored for VLSI circuit simulation,
and thus adopted by state-of-the-art power grid (PG) solvers
in TAU PG simulation contest [32]–[34]. Those solvers only
require one matrix factorization (LU or Cholesky factorization)
at the beginning of the transient simulation. Then, at each fixed
time step, the following transient computation requires only
pairs of forward and backward substitutions, which achieves
better efficiency over adaptive stepping methods by reusing the
factorization matrix [24], [32], [34] in their implicit numerical
integration framework. However, the maximum of step size
choice is limited by the smallest distance hupper among the
breakpoints [35]. Some engineering efforts are spent to break
this limitation by sacrificing the accuracy. In our work, we
always obey the upper limit hupper of time step to maintain
the fidelity of model, which means the fixed time step h cannot
go beyond hupper in case of missing breakpoints.
Beyond traditional methods, a class of methods called
matrix exponential time integration has been embraced by
MEXP [36]. The major complexity is caused by matrix
exponential computations. MEXP utilizes standard Krylov
subspace method [37] to approximate matrix exponential and
vector product. MEXP can solve the DAEs with much higher
order polynomial approximations than traditional ones [36],
[37]. Nevertheless, when simulating stiff circuits with standard
Krylov subspace method, it requires the large dimension of
subspace in order to preserve the accuracy of MEXP approxi-
mation and poses memory bottleneck and degrade the adaptive
stepping performance of MEXP.
Nowadays, the emerging multi-core and many-core plat-
forms bring powerful computing resources and opportunities
for parallel computing. Even more, cloud computing tech-
niques [38] drive distributed systems scaling to thousands
of computing nodes [39]–[41], etc. Distributed computing
systems have been incorporated into products of many leading
EDA companies and in-house simulators [42]–[46]. How-
ever, building scalable and efficient distributed algorithmic
framework for transient linear circuit simulation is still a
challenge to leverage these powerful computing tools. The
papers [47], [48] show great potentials by parallelizing matrix
exponential based method to achieve the runtime performance
improvement and maintain high accuracy.
In this work, we develop a transient simulation framework
using matrix exponential integration scheme, MATEX, for
PDN simulation. Following are the challenges we need to
address. First, when the circuit is stiff, the standard Krylov
subspace has convergence problem and slows down the com-
putation of MEVP. Second, the frequent time breakpoints due
to the transitions of PDN current sources modeling triggers
the generations of Krylov subspace. Therefore, we might gain
performance where we leverage the large time stepping, but
we also lose runtime for the small step size. Our contributions
are listed as below:
• MEVP in MATEX is efficiently computed by rational or
invert Krylov subspace method. Compared to the com-
monly adopted framework using TR with fixed time step
(TR-FTS), the proposed MATEX can reuse factorized
matrix at the beginning of transient simulation to perform
flexible adaptive time stepping.
• Among different Krylov subspace methods, we find ra-
tional Krylov subspace is the best strategy for MEVP in
PDN simulation. Therefore, we design R-MATEX based
on that and achieve up to around 15× runtime speedup
against the benchmarks over the traditional method TR-
FTS with good accuracy.
• Furthermore, DR-MATEX is designed to improve R-
MATEX with distributed computing resources.
– First, PDN’s current sources are partitioned into
groups based on their alignments. They are assigned
to different computing nodes. Each node runs its
corresponding PDN transient simulation task and has
no communication overhead with other nodes.
– After all nodes finish the simulation computations,
the results are summed up based on the linear
superposition property of the PDN system.
– Proposed current source partition can reduce the
chances of generating Krylov subspaces and prolong
the time periods of reusing computed subspace at
each node, which brings huge computational advan-
tage and achieves up to 98× speedup over traditional
method TR-FTS.
The rest of this paper is organized as follows. Sec. II
introduces the background of linear circuit simulation and
matrix exponential formulations. Sec. III illustrates the Krylov
techniques to accelerate matrix exponential and vector product
computation. Sec. IV presents MATEX circuit solver and
the parallel framework DR-MATEX. Sec. V shows numerical
results and Sec. VI concludes this paper.
II. BACKGROUND
A. Transient Simulation of Linear Circuit
Transient simulation of linear circuit is the foundation
of modern PDN simulation. It is formulated as DAEs via
modified nodal analysis (MNA),
Cx˙(t) = −Gx(t) +Bu(t), (1)
where C is the matrix for capacitive and inductive elements.
G is the matrix for conductance and resistance, and B is
the input selector matrix. x(t) is the vector of time-varying
node voltages and branch currents. u(t) is the vector of supply
voltage and current sources. In PDN, such current sources are
often characterized as pulse or piecewise-linear inputs [22],
[24] to represent the activities under the networks. To solve
Eq. (1) numerically, the system is discretized with time step h
and transformed to a linear algebraic system. Given an initial
condition x(0) from DC analysis or previous time step x(t)
and a time step h, x(t+h) can be obtained by traditional low
order approximation methods [29].
B. Traditional Low Order Time Integration Schemes
1) BE: Backward Euler based time integration scheme
(Eq.(2)) is a robust implicit first-order method.(
C
h
+G
)
x(t+ h) =
C
h
x(t) +Bu(t+ h). (2)
2) TR: Trapezoidal based time integration scheme (Eq.(3))
is a popular implicit second-order method.(
C
h
+
G
2
)
x(t+ h) =
(
C
h
−
G
2
)
x(t) (3)
+ B
u(t) + u(t+ h)
2
.
It is probably the most commonly used strategy for large-scale
circuit simulation, which has higher accuracy than BE.
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3) BE-FTS and TR-FTS: Methods BE and TR with fixed
time step (FTS) h are efficient approaches, which were adopted
by the top PG solvers in 2012 TAU PG simulation contest [24],
[32]–[34]. If only one h is used for the entire simulation, the
choice is limited by the minimum breakpoint [35] distance
hupper among all the input sources. Fig. 1 (a) has 10ps as
the upper limit for h in BE-FTS and TR-FTS. When the
alignments of inputs change (as shown in Fig. 1 (b)) shift
by 5ps, the resulting upper limit for h becomes 5ps for the
approaches with fixed step size. If h is larger than the limit,
it is impossible to guarantee the accuracy since we may skip
pivot points of the inputs.
Fig. 1. Example: Interleave two input sources to create smaller transition time.
( a) Before interleaving, the smallest transition time of the input sources is
hupper = 10ps; (b) After interleaving, the smallest transition time of the
input sources is hupper = 5ps.
C. Matrix Exponential Time Integration Scheme
The solution of Eq. (1) can be obtained analytically [29].
For a simple illustration, we convert Eq. (1) into
x˙(t) = Ax(t) + b(t), (4)
when C is not singular1,
A = −C−1G , and b(t) = C−1Bu(t).
Given a solution at time t and a time step h, the solution at
t+ h is
x(t+ h) = ehAx(t) +
∫ h
0
e(h−τ)Ab(t+ τ)dτ. (5)
Assuming that the input u(t) is a piecewise linear (PWL)
function of t, we can integrate the last term of Eq. (5) analyt-
1The assumption is to simplify the explanation in this section. After Sec.
III-B, we use I-MATEX, R-MATEX and DR-MATEX to compute the solution
of DAE without inversion of C. Therefore, the methods are suitable for
general DAE system, i.e., Eq. (1) without the assumption here.
ically, turning the solution with matrix exponential operator:
x(t+ h) = −
(
A
−1
b(t+ h) +A−2
b(t+ h)− b(t)
h
)
+
ehA
(
x(t) +A−1b(t) +A−2
b(t+ h)− b(t)
h
)
. (6)
For the time step choice, breakpoints (also known as input
transition spots (TS) [47]) are the time points where slopes of
input vector change. Therefore, for Eq. (6), the maximum time
step starting from t is (ts − t), where ts is the smallest one
in TS larger than t. In matrix exponential based framework,
the limitation of time step size is not the local truncation error
(LTE), but the activities among all input sources.
III. KRYLOV SUBSPACE METHODS FOR MATRIX
EXPONENTIAL AND VECTOR PRODUCT (MEVP)
In PDN simulation, A is usually above millions and makes
the direct computation of matrix exponential eA infeasible.
The alternative way to compute the product is through Krylov
subspace method [37]. In this section, we first introduce the
background of standard Krylov subspace for MEVP. Then,
we discuss invert (I-MATEX) and rational Krylov subspace
(R-MATEX) methods, which highly improve the runtime
performance for MEVP.
A. MEXP: MEVP Computation via Standard Krylov Subspace
Method
The complexity of eAv can be reduced using Krylov
subspace method and still maintained in a high order poly-
nomial approximation [37]. MEXP [36] uses standard Krylov
subspace, which uses A directly to generate subspace basis
through Arnoldi process (Algorithm 1). First, we reformulate
Eq. (6) into
x(t+ h) = ehA(x(t) + F(t, h))−P(t, h), (7)
where
F(t, h) = A−1b(t) +A−2
b(t+ h)− b(t)
h
(8)
and
P(t, h) = A−1b(t+ h) +A−2
b(t+ h)− b(t)
h
. (9)
The standard Krylov subspace
Km(A,v) := span{v,Av, · · · ,Am−1v} (10)
obtained by Arnoldi process has the relation
AVm = VmHm + hm+1,mvm+1e
T
m, (11)
where Hm is the upper Hessenberg matrix
Hm =


h1,1 h1,2 · · · h1,m−1 h1,m
h2,1 h2,2 · · · h2,m−1 h2,m
0 h3,2 · · · h3,m−1 h3,m
· · · · · · · · · · · · · · ·
0 0 · · · hm,m−1 hm,m

 , (12)
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Vm is a n ×m matrix by (v1,v2, · · · ,vm), and em is the
m-th unit vector with dimension n × 1. MEVP is computed
via
ehAv ≈ βVme
hHme1. (13)
The posterior error term is
rm(h) = ‖βhm+1,mvm+1e
TehHme1‖, (14)
where β = ‖v‖. However, for an autonomous system Cx˙(t) =
−Gx(t) in circuit simulation, we consider the residual be-
tween Cx˙(t) and −Gx(t), which is
Cx˙(t) +Gx(t),
instead of
x˙(t)−Ax(t)
in x˙(t) = Ax(t). This leads to
r(m,h) = ‖βhm+1,mCvm+1e
TehHme1‖ (15)
and helps us mitigate the overestimation of the error bound.
To generate x(t+ h) by Algorithm 1, we use
[L, U] = LU Decompose(X1), (16)
where
X1 = C and X2 = G
as inputs for standard Krylov subspace. The error budget ǫ and
Eq. (14) are used to determine the convergence when time step
is h and Krylov subspace dimension is j (from line 11 to line
14 in Algorithm 1).
Algorithm 1: MATEX Arnoldi
Input: L,U,X2, h, t,x(t), ǫ,P(t, h),F(t, h)
Output: x(t+ h),Vm,H,v
1 v = x(t) + F(t, h);
2 v1 =
v
‖v‖ ;
3 for j = 1 : m do
4 w = U\(L\(X2vj)) ; /* a pair of forward
and backward substitutions. */
5 for i = 1 : j do
6 hi,j = w
T
vi;
7 w = w− hi,jvi;
8 end
9 hj+1,j = ‖w‖;
10 vj+1 =
w
hj+1,j
;
11 if r(j, h) < ǫ then
12 m = j;
13 break;
14 end
15 end
16 x(t+ h) = ‖v‖Vme
hH
e1 −P(t, h);
The standard Krylov subspace may not be efficient when
simulating stiff circuits [36], [49]. For the accuracy of ap-
proximation of eAv, a large dimension of Krylov subspace
basis is required, which not only brings the computational
complexity but also consumes huge amount of memory. The
reason is that the Hessenberg matrix Hm of standard Krylov
subspace tends to approximate the large magnitude eigenvalues
of A [50]. Due to the exponential decay of higher order
terms in Taylor’s expansion, such components are not the
crux of circuit system’s behavior [50], [51]. Therefore, to
simulate stiff circuit, we need to gather more vectors into
subspace basis and increase the size of Hm to fetch more
useful components, which results in both memory overhead
and computational complexity to Krylov subspace generations
for each time step. In the following subsections, we adopt
ideas from spectral transformation [50], [51] to effectively
capture small magnitude eigenvalues in A, leading to a fast
and accurate MEVP computation.
B. I-MATEX: MEVP Computation via Invert Krylov Subspace
Method
Instead of A, we use A−1 (or G−1C) as our target matrix
to form
Km(A
−1,v) := span{v,A−1v, · · · ,A−(m−1)v}. (17)
Intuitively, by inverting A, the small magnitude eigenvalues
become the large ones of A−1. The resulting Hm is likely to
capture these eigenvalues first. Based on Arnoldi algorithm,
the invert Krylov subspace has the relation
A
−1
Vm = VmHm + hm+1,mvm+1e
T
m. (18)
The matrix exponential eAv is calculated as
eAv ≈ βVme
hH−1m e1. (19)
To put this method into Algorithm 1 is just by modifying the
inputs X1 = G for the LU decomposition in Eq. (16), and
X2 = C. In the line 16 of Algorithm 1,
H = H−1m
for the invert Krylov version. The posterior error approxima-
tion [47] is
rm(h) = ‖βhm+1,mAvm+1e
T
mH
−1
m e
hH
e1‖, (20)
which is derived from residual based error approximation
in [51]. However, as mentioned in Sec. III-A, we consider
the residual of (Cx˙(t) +Gx(t)), instead of (x˙(t)−Ax(t)),
which leads to
r(m,h) = ‖βhm+1,mGvm+1e
T
mH
−1
m e
hHme1‖. (21)
We use Eq. (21) for the line 11 of Alg. 1.
C. R-MATEX: MEVP Computation via Rational Krylov Sub-
space Method
The shift-and-invert Krylov subspace basis [50] is designed
to confine the spectrum of A. Then, we generate Krylov
subspace via
Km((I − γA)
−1,v) := (22)
span{v, (I− γA)−1v, · · · , (I− γA)−(m−1)v},
where γ is a predefined parameter. With this shift, all the
eigenvalues’ magnitudes are larger than one. Then the inverse
4
limits the magnitudes smaller than one. According to [50],
[51], the shift-and-invert basis for matrix exponential based
transient simulation is not very sensitive to γ, once it is
set to around the order near time steps used in transient
simulation. The similar idea has been applied to simple power
grid simulation with matrix exponential method [52]. Here,
we generalize this technique and integrate into MATEX. The
Arnoldi process constructs Vm and Hm. We have
(I− γA)−1Vm = VmHm + hm+1,mvm+1e
T
m. (23)
We can project the eA onto the rational Krylov subspace as
follows.
eAhv ≈ βVme
h
I−H
−1
m
γ e1. (24)
In the line 16 of Algorithm 1,
H =
I−H−1m
γ
.
Following the same procedure [47], [51], the posterior error
approximation is derived as
rm(h) = ‖βhm+1,m
I− γAm
γ
vm+1e
T
mH
−1
m e
hH
e1‖. (25)
Note that in practice, instead of computing (I−γA)−1 directly,
(C+γG)−1C is utilized. The corresponding Arnoldi process
shares the same skeleton of Algorithm 1 with input matrices
X1 = (C+ γG)
for the LU decomposition Eq. (16), and
X2 = C.
The residual estimation is
r(m,h) = ‖βhm+1,m
C+ γG
γ
vm+1e
T
mH
−1
m e
hHme1‖. (26)
Then, we plug Eq. (26) into the line 11 of Algorithm 1.
D. Regularization-Free MEVP Computation
When C is a singular matrix, MEXP [36] needs the regular-
ization process [53] to remove the singularity of DAE in Eq.
(1). It is because MEXP needs factorize C directly to form
the input X1 for Algorithm 1. This brings extra computational
overhead when the case is large [53]. It is not necessary if
we can obtain the generalized eigenvalues and corresponding
eigenvectors for matrix pencil (−G,C). Based on [54], we
derive the following lemma,
Lemma 1. Considering a homogeneous system
Cx˙ = −Gx.
u and λ are the eigenvector and eigenvalue of matrix pencil
(−G,C), then
x = etλu
is a solution of the system.
Proof. 2 If λ and u are an eigenvalue and eigenvector of a
generalized eigenvalue problem
−Gu = λCu.
Then, x = etλu is the solution of Cx˙ = −Gx.
Because we do not need to compute C−1 explicitly during
Krylov subspace generation, I-MATEX and R-MATEX are
regularization-free. Instead, we factorize G for invert Krylov
subspace basis generation (I-MATEX), or (C + γG) for
rational Krylov subspace basis (R-MATEX).3 Besides, their
Hessenberg matrices Eq. (12) are invertible, which contain
corresponding important generalized eigenvalues/eigenvectors
from matrix pencil (−G,C), and define the behavior of linear
dynamic system in Eq. (1) of interest.
E. Comparisons among Different Krylov Subspace Algorithms
for MEVP Computation
In order to observe the error distribution versus dimensions
of standard, invert, and rational Krylov subspace methods for
MEVP, we construct a RC circuit with stiffness
Re(λmin)
Re(λmax)
= 4.7× 106,
where λmax = −8.49× 1010 and λmin = −3.98 × 1017 are
the maximum and minimum eigenvalues of A = −C−1G.
Fig. 2 shows the relative error reductions along the increasing
Krylov subspace dimension. The error reduction rate of ra-
tional Krylov subspace is the best, while the one of standard
Krylov subspace requires huge dimension to capture the same
level of error. For example, it costs almost 10× of the size
to achieve around relative error 1% compared to Invert and
Rational Krylov subspace methods. The relative error is
||ehAv − βVme
hHme1||
||ehAv||
,
where h = 0.4ps, γ = 10−13. The matrix A is a relatively
small matrix and computed by MATLAB expm function. The
result of ehAv serves as the baseline for accuracy. The relative
error is the real relative difference compared to the analytical
solution ehAv of the ODE
dx
dt
= Ax
with an initial vector v, which is generated by MATLAB rand
function.
The error reduction rate of standard Krylov subspace is the
worst, while the rational Krylov subspace is the best. It is the
reason that we prefer rational Krylov subspace (R-MATEX).
The relative errors of BE, TR and FE are 0.0594, 0.4628, and
2.0701 × 104, respectively. The large error of FE is due to
the instability issue of its low order explicit time integration
scheme. In Fig. 2, when m = 3, standard, invert and rational
Krylov subspace methods have 0.8465, 0.0175, and 0.0065,
respectively. It illustrates the power of matrix exponential
2We repeat the proof from [54] with some modifications for our formula-
tion.
3It is also applied to the later work of DR-MATEX in Sec. IV-B.
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Fig. 2. The relative error vs. dimensional m of different Krylov subspace
methods. The relative error is ||e
hA
v−βVme
hHme1||
||ehAv||
, where h = 0.4ps,
γ = 10−13 . Note: The relative error is the difference compared to analytical
solution ehAv of the ODE dx
dt
= Ax with an initial vector v, which is
generated by MATLAB rand function, and its entries are positive numbers
in (0, 1].
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Fig. 3. The relative error vs. dimension m of different Krylov subspace
methods. The relative error is ||e
hA
v−βVme
hHme1||
||ehAv||
, where h = 0.4ps,
γ = 10−13 . The rational Krylov subspace has very stable error reduction
rate. The number in the bracket represents the stiffness value of the system.
method. Our proposed methods are all stable and can achieve
improved error numbers.
In order to observe the different stiffness effects on Krylov
subspace methods, we change the entries in C and G to make
the different stiffness value 4.7 × 1010. Fig. 3 illustrates the
stable reduction rate of rational method. The stiffness degrades
the performance of standard Krylov subspace method. Both in-
vert and rational Krylov subspace methods are good candidates
for stiff circuit system.
Regarding the relative error distributions vs. time step h and
dimension m, Fig. 4, Fig. 5, and Fig. 6 are computed by stan-
dard, invert, and rational Krylov subspaces (γ = 5 × 10−13),
respectively. Fig. 4 shows that the errors generated by standard
Krylov subspace method has flat region with high error values
in time-step range of interests. The small (‘unrealistic’) time
step range has small error values. Compared to Fig. 4, invert
(Fig. 5) and rational (Fig. 6) Krylov subspace methods reduce
errors quickly for large h. The explanation is that a relatively
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Fig. 4. The error of MEVP via standard Krylov Subspace:
||ehAv−βVme
hHm ||
||ehAv||
vs. time step h and dimension of standard
Krylov subspace basis (m). The standard Krylov subspace approximates
the solution well in extremely small h, since it captures the important
eigenvalues and eigenvectors of A at that region. However, the small h is
not useful for the circuit simulation. For large h, it costs large m to reduce
the error.
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Fig. 5. The error of MEVP via invert Krylov Subspace:
||ehAv−βVme
hH−1m ||
||ehAv||
vs. time step h and dimension of invert Krylov
subspace basis (m). Compared to Fig. 4, invert Krylov subspace method
reduces the errors for large h.
small portion of the eigenvalues and corresponding invariant
subspaces determines the final result (vector) when time step
h is larger [50], which are efficiently captured by invert and
rational Krylov subspace methods.
The error of rational Krylov subspace is relatively insensi-
tive to γ when it is selected between the time-step range of
interests (Fig. 7). Above all, rational Krylov (R-MATEX) and
invert Krylov (I-MATEX) subspace methods have much better
performance than standard version. When we deal with stiff
cases, standard Krylov subspace is not a feasible choice due
to the large dimension m of Krylov subspace, which causes
huge memory consumption and poor runtime performance.
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Fig. 6. The error of MEVP via rational Krylov Subspace:
||ehAv−βVme
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, where γ = 5 × 10−13 , vs. time step h and
dimension of rational Krylov subspace basis (m). Compared to Fig. 4, rational
Krylov subspace method reduces the errors for large h as Fig. 5.
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, where h = 4ps. The flat region shows
the error is actually relatively insensitive to γ, when γ is in the range of step
size h of interests.
IV. MATEX FRAMEWORK
A. MATEX Circuit Solver
We incorporate matrix exponential based integration scheme
with Krylov subspace method into our MATEX framework,
which is summarized in Algorithm 2. We set X1 and X2 in
Line 1 based on the choice of Krylov subspace method as
follows,
• I-MATEX: X1 = G, X2 = C
• R-MATEX: X1 = C+ γG, X2 = C
For linear system of PDN, the matrix factorization in line
4 is only performed once, and the matrices L and U are
reused in the while loop from line 5 to line 10. Line 8 uses
Arnoldi process with corresponding inputs to construct Krylov
subspace as shown in Algorithm 1.
Algorithm 2: MATEX Circuit Solver
Input: C,G,B,u, ǫ, and time span T .
Output: The set of x from [0, T ].
1 Set X1,X2;
2 t = 0;
3 x(t) =DC analysis;
4 [L,U] = LU Decompose(X1);
5 while t < T do
6 Compute maximum allowed step size h;
7 Update P(t, h),F(t, h);
8 Obtain x(t+ h) by Algorithm 1 with inputs
[L,U,X2, h, t,x(t), ǫ,P(t, h),F(t, h)];
9 t = t+ h;
10 end
B. DR-MATEX (Distributed R-MATEX Framework) by De-
composition of Input Sources, Linear Superposition, and Par-
allel Computation Model
1) Motivation:
There are usually many input sources in PDNs as well as
their transition activities, which might narrow the regions for
the stepping of matrix exponential based method due to the
unaligned breakpoints. In other words, the region before the
next transition ts may be shortened when there are a lot of
activities from the input sources. It leads to more chances of
generating new Krylov subspace bases. We want to reduce
the number of subspace generations and improve the runtime
performance.4
2) Treatment and Methodology:
In matrix exponential based integration framework, we can
choose any time spot t + h ∈ [t, ts] with computed Krylov
subspace basis. The solution of x(t+h) is computed by scaling
the existing Hessenberg matrix H with the time step h as
below
x(t+ h) = ‖v‖Vme
hH
e1 −P(t, h). (27)
This is an important feature for computing the solutions
at intermediate time points without generating the Krylov
subspace basis, when there is no current transition. Besides,
since the PDN is linear dynamical system, we can utilize
the well-known superposition property of linear system and
distributed computing model to tackle this challenge.
To illustrate our distributed version of MATEX framework,
we first define three terms to categorize the breakpoints of
input sources:
• Local Transition Spot (LTS): the set of TS at an input
source to the PDN.
• Global Transition Spot (GTS): the union of LTS among
all the input sources to the PDN.
• Snapshot: a set GTS \ LTS at one input source.
If we simulate the PDN with respect to all the input sources,
the points in the set of GTS are the places where generations
4The breakpoints also put the same constraint on TR-FTS and BE-FTS.
However, their time steps are fixed already, which refrains them from reaching
this problem in the first place.
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Fig. 8. Part of a PDN model with input sources from Fig. 9.
of Krylov subspace cannot be avoided. For example, there are
three input sources in a PDN (Fig. 8). The input waveforms are
shown in Fig. 9. The first line is GTS, which is contributed by
the union of LTS in input sources #1, #2 and #3. However,
we can partition the task into subtasks by simulating each
input source individually. Then, each subtask generates Krylov
subspaces based on its own LTS and keeps track of Snapshot
for the later usage of summation via linear superposition.
Between two LTS points t and t+ h, the Snapshot points
t+ h1 < t+ h2 < · · · < t+ hl ∈ (t, t+ h]
can reuse the Krylov subspace generated at t. For each node,
the chances of generation of Krylov subspaces are reduced.
The time periods of reusing latest Krylov subspaces are
enlarged locally and bring the runtime improvement. Besides,
when subtasks are assigned, there is no communication among
the computing nodes, which leads to so-called Embarrassingly
Parallel computation model.
Global Transition Spots (GTS)
 Local Transition Spots 
(LTS) at #1 
  Local Transition Spots 
(LTS) at #2
  Local Transition Spots 
(LTS) at  #3 
Input Source #1 
Input Source #2
Input Source #3
0
part of snapshots at LTS #1
part of snapshots at LTS #3
Fig. 9. Illustration of input transitions. GTS: Global Transition Spots; LTS:
Local Transition Spots; Snapshots: the crossing positions by dash lines and
LTS #k without solid points.
3) More Aggressive Tasks Decomposition: We divide the
simulation task based on the alignments of input sources.
More aggressively, we can decompose the task according to
the “bump” shapes of the input sources.5 We group the input
sources, which have the same
(tdelay, trise, tfall, twidth)
5IBM power grid benchmarks provide the pulse input model in SPICE
format.
t_width
t_rise t_fall!"delay
!"period
Global Transition Spots (GTS)
 Local Transition Spots 
(LTS) at #1.1 in Group 1
  Local Transition Spots 
(LTS) at #2.2 in Group 3
  Local Transition Spots 
(LTS) at  #3 in Group 4
0
 Local Transition Spots 
(LTS) at #1.2 in Group 4
 Local Transition Spots 
(LTS) at #2.1 in Group 2
Fig. 10. Grouping of “Bump” shape transitions for sub-task simulation.
The matrix exponential based method can utilize adaptive stepping in each
LTS and reuse the Krylov subspace basis generated at the latest point in
LTS. However, traditional methods (TR, BE, etc.) still need to do time
marching, either by pairs of forward and backward substitutions and proceed
with fixed time step, or by re-factorizing matrix and solving linear system for
adaptive stepping. (Pulse input information: tdelay : delay time; trise: rise
time; twidth: pulse width; tfall: fall time; and tperiod: period).
into one set. For example, the input source #1 of Fig. 9 is
divided to #1.1 and #1.2 in Fig. 10. The input source #2
in Fig. 9 is divided to #2.1 and #2.2 in Fig. 10. Therefore,
there are four groups in Fig. 10, Group 1 contains LTS#1.1.
Group 2 contains LTS#2.1. Group 3 contains LTS#2.2.
Group 4 contains LTS#1.2 and #3. Our proposed framework
MATEX is shown in Fig. 11. After pre-computing GTS and
decomposingLTS based on “bump” shape (Fig. 10), we group
them and form LTS #1 ∼ #K .6
4) MATEX Scheduler in DR-MATEX:
In DR-MATEX, the role of MATEX scheduler is just to
send out GTS and LTS to different MATEX slave nodes
and collect final results after all the subtasks of transient
simulation are finished. The node number is based on the
total number of subtasks, which is the group number after
PDN source decomposition. Then the simulation computations
are performed in parallel. Each node has its own inputs. For
example, Node#k has GTS, LTS#k, Pk and Fk, which
contain the corresponding b for node k. Scheduler does not
need to do anything during the transient simulation, since there
are no communications among nodes before the stage of “write
back” (in Fig. 11), by when all nodes complete their transient
simulations.
Within each slave node, the circuit solver (Algorithm 3)
computes transient response with varied time steps. Solutions
are obtained without re-factorizing matrix during the computa-
tion of transient simulation. The computing nodes write back
the results and inform the MATEX scheduler after finishing
their own transient simulation.
6There are alternative decomposition strategies. It is also easy to extend
the work to deal with different input waveforms. We try to keep this part as
simple as possible to emphasize our framework.
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MATEX Slave Node #1:
Circuit (Local Copy)
Local Transition Spots 
(LTS) #1
Global Transitions Spots  
(Local Copy of GTS)
Circuit
MATEX Slave Node #2: 
Circuit (Local Copy)
Global Transitions Spots  
(Local Copy of GTS)
MATEX Slave Node #K: 
Circuit (Local Copy)
Local Transition Spots
 (LTS) #K
Global Transitions Spots 
(Local Copy of GTS)
Local Transition Spots 
(LTS) #K
...
Circuit Solver
Circuit Solver
Circuit Solver
Local Results Collection
Local Results
Local Results 
Local Results  Superposition based on 
GTS
write back
write 
back
write 
back
Global Results
MATEX Scheduler:
Local Transition Spots 
(LTS) #1
Local Transition Spots 
(LTS) #2
…
…
Local Transition Spots 
(LTS) #2
Fig. 11. DR-MATEX: The distributed MATEX framework using R-MATEX circuit solver.
Algorithm 3: DR-MATEX: The distributed MATEX
framework using R-MATEX at Node#k.
Input: LTS#k, GTS, Pk, Fk, error tolerance Etol, and
simulation time span T .
Output: Local solution x along GTS in node
k ∈ [1, · · · , S], where S is the number of nodes
1 t = 0, X1 = C+ γG, and X2 = C;
2 x(t) = Local Initial Solution;
3 [L,U] = LU Decompose(X1);
4 while t < T do
5 Compute maximum allowed step size h based on
GTS;
6 if t ∈ LTS#k then
/* Generate Krylov subspace for the
point at LTS#k and compute x(t+ h)
*/
7 [x(t+ h),Vm,Hm,v] =
MATEX Arnoldi(L,U,X2,
h, t,x(t), ǫ,Pk(t, h),Fk(t, h));
8 alts = t;
9 end
10 else
/* Obtain x(t+ h) at Snapshot with
computed Krylov subspace */
11 ha = t+ h− alts;
12 x(t+ h) = ‖v‖Vme
haHme1 −Pk(t, h);
13 end
14 t = t+ h;
15 end
C. Runtime Analysis of MATEX PDN Solver
Suppose we have the dimension of Krylov subspace basis
m on average for each time step and one pair of forward and
backward substitutions consumes runtime Tbs. The total time
of serial parts is Tserial, which includes matrix factorizations,
result collection, etc. For x(t + h), the evaluation of matrix
exponential with ehHm is TH , which is in proportion to the
time complexity O(m3). Besides, we need extra Te to form
x(t+ h), which is proportional to O(nm2) by βVmehHme1.
Given K points of GTS, without decomposition of input
sources, the runtime is
KmTbs +K(TH + Te) + Tserial. (28)
After dividing the input transitions and sending to enough
computing nodes, we have k points of LTS for each node
based on feature extraction and grouping (e.g., k = 4 for one
“bump” shape feature). The total computation runtime is
kmTbs +K(TH + Te) + Tserial, (29)
where K(TH + Te) contains the portion of computing
Snapshot in DR-MATEX mode. The speedup of DR-MATEX
over single MATEX is
Speedup = KmTbs +K(TH + Te) + Tserial
kmTbs +K(TH + Te) + Tserial
. (30)
For R-MATEX, we have small m. Besides, Tbs is relatively
larger than (TH +Te) in our targeted problem. Therefore, the
most dominating part is the KmTbs in Eq. (28). We can always
decompose input source transitions, and make k smaller than
K .
In contrast, suppose the traditional method with fixed step
size has N steps for the entire simulation, the runtime is
NTbs + Tserial.
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TABLE I
SPECIFICATIONS OF IBM POWER GRID BENCHMARKS.
Design #R #C #L #I #V #Nodes
ibmpg1t 41K 11K 277 11K 14K 54K
ibmpg2t 245K 37K 330 37K 330 165K
ibmpg3t 1.6M 201K 955 201K 955 1.0M
ibmpg4t 1.8M 266K 962 266K 962 1.2M
ibmpg5t 1.6M 473K 277 473K 539K 2.1M
ibmpg6t 2.4M 761K 381 761K 836K 3.2M
Then, the speedup of distributed DR-MATEX over the tradi-
tional method is
Speedup′ = NTbs + Tserial
kmTbs +K(TH + Te) + Tserial
. (31)
Note that, when the minimum distance among input source
breakpoints decreases, large time span or many cycles is
required to simulate PDNs, the schemes with such uniform
step size would degrade runtime performance furthermore due
to the increase of N . In contrast, in MATEX PDN solver,
K is not so sensitive to such constraints. Besides, k can be
maintained in a small number based on the decomposition
strategy. Therefore, the speedups of our proposed methods
tend to be larger when the simulation requirements become
harsher.
V. EXPERIMENTAL RESULTS
We implement all the algorithms in MATLAB R2014b7
and use UMFPACK package for LU factorization. First, we
compare I-MATEX, R-MATEX and TR in order to show our
runtime improvements in single machine framework in Table
II. Second, we show our distributed framework DR-MATEX
achieves large speedups in Table III. The experiments are
conducted on the server with Intel(R) Xeon (R) E5-2640 v3
2.60GHz processor and 125GB memory.
A. Performance of I-MATEX and R-MATEX in Sec. IV-A
We compare our proposed I-MATEX and R-MATEX against
the popular TR-FTS on the IBM power grid benchmarks [22].
Among the current sources, the smallest interval between two
breakpoints is hupper = 10ps, which puts the upper limit
of the TR’s step size. All of these cases have very large
numbers of input current sources. Table I shows the details of
each benchmark circuit of which size ranges from 54K up to
3.2M. The simulation time is 10ns. From ibmpg1t to ibmpg6t,
TR uses fixed step size in 10ps. We also change the IBM
power grid benchmark to make the smallest distance among
breakpoints 1ps by interleaving input sources’ breakpoints
(similar as Fig. 1). Therefore, the fixed step size method
can only use at most 1ps. The names of those benchmarks
are ibmpg1t new, ibmpg2t new, ibmpg3t new, ibmpg4t new,
ibmpg5t new and ibmpg6t new.
After DC analysis in TR-FTS, we LU factorize matrix
once for the later transient simulation, which only contains
7Measurements reported are on MATLAB implementations. They are
subject to limitations and are not directly comparable to C++ implementations
reported in literature such as [44].
time stepping. Actually, multiple factorized matrices can be
deployed [55], [56]. We can choose one of them during the
stepping. The problem is the memory and runtime overhead
for the multiple matrix factorizations. Another point is if large
time step h′ is chosen, the standard low order scheme cannot
maintain the accuracy.
Experiment is conducted on a single computing node. In
Table II, we record the total simulation runtime Total(s),
which includes the processes of DC and transient simulation,
but excludes the non-numerical computation before DC, e.g.,
netlist parsing and matrix stamping. We also record the part
of transient simulation Tran(s), excluding DC analysis and
LU decompositions. The speedup of I-MATEX is not as
large as R-MATEX, because I-MATEX with a large spec-
trum of A generates large dimension m of Krylov subspace.
Meanwhile, the step size is not large enough to let it fully
harvest the gain from time marching with stepping. In contrast,
R-MATEX needs small dimension numbers m of rational
Krylov subspace, which ranges from 2 to 8 in those cases.
Therefore, they can benefit from large time stepping, shown as
SPDPrtr. For ibmpg4t, R-MATEX achieves maximum speedup
resulted from the relatively small number of breakpoints in that
benchmark, which is around 44 points, while the majority of
others have over 140 points.
In Table II, our single mode R-MATEX achieves the average
speedup 5× over TR-FTS. Note the average speedup number
of single mode R-MATEX over TR-FTS for the original IBM
benchmark (ibmpg1t∼ibmpg6t) is less than the speedup of
the new test cases (ibmpg1t new∼ibmpg6t new). As we men-
tioned before, ibmpg1t new∼ibmpg6t new have harsher input
constraints, making the available step size only 1ps. Therefore,
the adaptive stepping by R-MATEX is more beneficial to
the runtime performance in ibmpg1t new∼ibmpg6t new than
ibmpg1t∼ibmpg6t.
B. Performance of DR-MATEX in Sec. IV-B
We test our distributed DR-MATEX in the following ex-
periments with the same IBM power grid benchmarks. These
cases have many input transitions (GTS) that limit step sizes
of R-MATEX. We divide the region before the computation of
simulation. We decompose the input sources by the approach
discussed in Sec. IV-B3 and obtain much fewer transitions
of LTS for computing nodes. The original input source
numbers are over ten thousand in the benchmarks. However,
based on “bump” feature (as shown in Fig. 10), we obtain
a fairly small numbers for each computing node, which is
shown as Group # in Table III. (Now, the fact that hundred
machines to process in parallel is quite normal [38], [57] in
the industry.) We pre-compute GTS and LTS groups and
assign sub-tasks to corresponding nodes8. MATEX scheduler
is only responsible for simple superposition calculation at the
end of simulation. Since the slave nodes are in charge of all
the computing procedures (Fig. 11) for the computation of
8 Based on the feature of input sources available, the preprocessing is very
efficient, which takes linear time complexity to obtain GTS, LTS and separates
the sources into different groups.
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TABLE II
PERFORMANCE COMPARISONS (SINGLE COMPUTING NODE): TR-FTS, I-MATEX, AND R-MATEX. DC(s): RUNTIME OF DC ANALYSIS (SECONDS);mI :
THE MAXIMUM m OF KRYLOV SUBSPACE IN I-MATEX. Tran(s): RUNTIME OF TRANSIENT SIMULATION AFTER DC (SECONDS), EXCLUDING THE
MATRIX FACTORIZATION RUNTIME; Total(s): RUNTIME OF OVERALL TRANSIENT SIMULATION (SECONDS); Df(uV): MAXIMUM AND AVERAGE VOLTAGE
DIFFERENCES COMPARED TO PROVIDED SOLUTIONS (UV); mR : THE MAXIMUM m OF KRYLOV SUBSPACE IN R-MATEX SPDPrtr : SPEEDUP OF
R-MATEX OVER TR-FTS WITH RESPECT TO Tran(s); SPDPri : SPEEDUP OF R-MATEX OVER I-MATEX WITH RESPECT TO Tran(s).
Design DC(s) TR-FTS I-MATEX R-MATEX SpeedupsTran(s) Total(s) mI Tran(s) Total(s) Df(uV) mR Tran(s) Total(s) Df(uV) SPDPrtr SPDPri
ibmpg1t 0.2 5.7 6.00 30 28.8 28.9 58\9.8 5 10.1 10.3 45\6.8 0.6× 2.9×
ibmpg2t 0.8 40.0 41.9 28 130.0 130.9 92\10.5 5 35.6 37.4 45\6.8 1.1× 3.7×
ibmpg3t 16.4 263.2 295.0 29 1102.5 1115.1 95\20.4 5 275.5 301.0 95\18.5 1.0× 4.0×
ibmpg4t 13.5 460.8 501.9 29 433.8 458.2 101\39.3 5 200.5 239.1 99\34.2 2.3× 2.2×
ibmpg5t 9.0 476.6 498.0 30 1934.4 1944.5 29\5.6 5 383.1 401.9 29\4.4 1.2× 5.0×
ibmpg6t 15.3 716.0 749.1 25 2698.9 2713.7 39\8.6 5 773.5 800.5 33\5.6 0.9× 3.5×
ibmpg1t new 0.2 51.3 51.7 30 27.2 27.4 58\9.8 5 11.7 12.1 53\6.9 4.4× 2.3×
ibmpg2t new 0.9 431.4 433.5 28 114.9 115.7 49\10.5 5 43.3 44.9 33\5.6 10.0× 2.7×
ibmpg3t new 16.3 3716.5 3749.0 29 1219.3 1232.6 95\20.4 5 481.7 508.2 95\18.9 7.7× 2.5×
ibmpg4t new 18.3 5044.6 5085.3 29 753.5 776.4 101\39.3 6 350.9 387.2 99\34.2 14.4× 2.1×
ibmpg5t new 10.5 5065.9 5110.1 30 2494.0 2504.7 30\5.6 5 746.2 766.4 30\4.4 6.8× 3.3×
ibmpg6t new 13.1 7015.3 7059.7 25 3647.9 3663.1 39\8.6 6 895.1 923.1 33\7.3 7.8× 4.1×
Average — — — — — — 65\15.7 — — — 57\12.8 5× 3×
their own transient simulation tasks, and have no commu-
nications with others, our framework falls into the category
of Embarrassingly Parallelism model. We can easily emulate
the multiple-node environment. We simulate each group using
the command “matlab -singleCompThread” in our server. We
record the runtime numbers for each process (slave nodes) and
report the maximum runtime as the total runtime “Total(s)”
of DR-MATEX in Table III. We also record “pure transient
simulation” as “Tran(s)”, which is the maximum runtime of
the counterparts among all computing nodes.
For TR-FTS, we use h = 10ps, so there are 1,000 pairs
of forward and backward substitutions during the process
of pure transient simulation for ibmpg1t∼ibmpg6t; We use
h = 1ps for ibmpg1t new∼ibmpg6t new. Therefore, we
have 10,000 pairs of forward and backward substitutions for
stepping. In DR-MATEX, the circuit solver uses R-MATEX
with γ = 10−10, which is set to sit among the order of varied
time steps during the simulation (since Sec. III-E discusses the
insensitivity of γ around the step size of interests). TR-FTS is
not distributed because it has no gain by dividing the current
source as we do for the DR-MATEX. TR-FTS cannot avoid the
repeated pairs of forward and backward substitutions. Besides,
adaptive stepping for TR-FTS only degrades the performance,
since the process requires extra matrix factorizations.
In Table III, our distributed mode gains up to 98× for
the pure transient computing. The average peak dimension
m of rational Krylov subspace is 7. The memory overhead
ratio for each node (around 1.6× over TR-FTS on average) is
slightly larger, which is worthwhile with respect to the large
runtime improvement. With the huge reduction of runtime for
Krylov subspace generations, the serial parts, including LU
and DC, play more dominant roles in DR-MATEX, which
can be further improved using advance matrix solvers, such
as [58].
VI. CONCLUSIONS AND FUTURE DIRECTIONS
In this work, we propose an efficient framework MATEX for
accurate PDN time-domain simulation based on the exponen-
tial integration scheme. We visualize the error distributions to
show the advantages of using rational (R-MATEX) and invert
(I-MATEX) Krylov subspace methods for matrix exponential
and vector product (MEVP) over standard Krylov subspace
method (MEXP). For the PDN simulation, our time integration
scheme can perform adaptive time stepping without repeating
matrix factorizations, which cannot be achieved by traditional
methods using implicit numerical integration with fixed time-
step scheme. Compared to the commonly adopted framework
TR with fixed time step (TR-FTS), our single mode framework
(R-MATEX) gains runtime speedup up to around 15×. We also
show that the distributed MATEX framework (DR-MATEX)
leverages the superposition property of linear system and
decomposes the task based on the feature of input sources,
so that we reduce chances of Krylov subspace generations
for each node. We achieve runtime improvement up to 98×
speedup.
We show the exponential integration with Krylov subspace
methods maintains high order accuracy and flexible time
stepping ability. The exponential integration framework was
actually mentioned by the very early work in circuit simulation
algorithms [29], but it had not attracted too much attention due
to the high computational complexities of matrix exponential
during that time. Nowadays, the progress of Krylov subspace
methods provides efficient way to compute matrix exponential
and vector product, so that we can utilize certain features of
exponential integration, which are hardly obtained by tradi-
tional time integration schemes. Exponential integration can
also serve as stable explicit schemes [59], [60] for general
dynamical systems. It is a promising framework for the future
circuit simulation algorithms and software. The opportunities
of parallel and distributed computing with the cutting-edge
multi-core and many-core hardware are also worth exploring
for the further parallelism and runtime improvement.
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TABLE III
THE PERFORMANCE OF DR-MATEX (DISTRIBUTED R-MATEX). Group #: GROUP NUMBER OF THE TESTCASES. THIS NUMBER REPRESENTS THE
TOTAL NUMBER OF SIMULATION SUB-TASKS FOR THE DESIGN; Tran(s): RUNTIME OF TRANSIENT SIMULATION AFTER DC (SECONDS); Total(s):
RUNTIME OF OVERALL TRANSIENT SIMULATION (SECONDS); Max. Df.(V) AND Avg. Df.(V): MAXIMUM AND AVERAGE DIFFERENCES COMPARED TO THE
SOLUTIONS OF ALL OUTPUT NODES PROVIDED BY IBM POWER GRID BENCHMARKS. SPDPtr : SPEEDUP OVER TR-FTS’S Tran(s) IN TABLE II; SPDPr :
SPEEDUP OVER R-MATEX’S Tran(s) IN TABLE II; Peak m: THE PEAK DIMENSION USED IN DR-MATEX FOR MEVP; Mem. Ratio over TR-FTS: THE
PEAK MEMORY COMPARISON BETWEEN THE MAXIMUM MEMORY CONSUMPTION OF DR-MATEX OVER TR-FTS IN TABLE II.
Design DR-MATEX Speedups Peak Mem. RatioGroup # Tran(s) Total(s) Max Df.(V) Avg Df.(V) SPDPtr SPDPr m over TR-FTS
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